162 search results - page 7 / 33 » Load Latency Tolerance in Dynamically Scheduled Processors |
81
Voted
ICS
2004
Tsinghua U.
15 years 3 months ago
2004
Tsinghua U.
In contemporary out-of-order superscalar design, high IPC is mainly achieved by exposing high instruction level parallelism (ILP). Scaling issue window size can certainly provide ...
FPL
2009
Springer
15 years 2 months ago
2009
Springer
As FPGA-based systems including soft processors become increasingly common, we are motivated to better understand the architectural trade-offs and improve the efficiency of these...
ISCA
1998
IEEE
15 years 1 months ago
1998
IEEE
The design challenge for large-scale multiprocessors is (1) to minimize communication overhead, (2) allow communication to overlap computation, and (3) coordinate the two without ...
112
click to vote
EUC
2006
Springer
15 years 1 months ago
2006
Springer
Multicore processors promise higher throughput at lower power consumption than single core processors. Thus in the near future they will be widely used in hard real-time systems as...
111
click to vote
HPCA
1996
IEEE
15 years 1 months ago
1996
IEEE
We have investigated the register file requirements of dynamically scheduled processors using register renaming and dispatch queues running the SPEC92 benchmarks. We looked at pro...