202 search results - page 16 / 41 » Location cache: a low-power L2 cache system |
88
Voted
VLDB
2001
ACM
15 years 4 months ago
2001
ACM
Recent research addressed the importance of optimizing L2 cache utilization in the design of main memory indexes and proposed the so-called cache-conscious indexes such as the CSB...
128
click to vote
ISLPED
2010
ACM
14 years 9 months ago
2010
ACM
DRAM power and energy efficiency considerations are becoming increasingly important for low-power and mobile systems. Using lower power modes provided by commodity DRAM chips redu...
136
click to vote
DAC
2010
ACM
15 years 3 months ago
2010
ACM
We present a methodology for off-chip memory bandwidth minimization through application-driven L2 cache partitioning in multicore systems. A major challenge with multi-core system...
CASES
2009
ACM
15 years 3 months ago
2009
ACM
In this paper we introduce Resizable Data Composer-Cache (RDC-Cache). This novel cache architecture operates correctly at sub 500 mV in 65 nm technology tolerating large number of...
106
Voted
RTSS
2006
IEEE
15 years 5 months ago
2006
IEEE
Caches have become invaluable for higher-end architectures to hide, in part, the increasing gap between processor speed and memory access times. While the effect of caches on timi...