Sciweavers

202 search results - page 26 / 41
» Location cache: a low-power L2 cache system
Sort
View
HIPEAC
2007
Springer
15 years 6 months ago
Compiler-Assisted Memory Encryption for Embedded Processors
A critical component in the design of secure processors is memory encryption which provides protection for the privacy of code and data stored in off-chip memory. The overhead of ...
Vijay Nagarajan, Rajiv Gupta, Arvind Krishnaswamy
PC
2007
112views Management» more  PC 2007»
14 years 11 months ago
Service address routing: a network-embedded resource management layer for cluster computing
Service address routing is introduced as a novel and powerful paradigm for the integration of resource management functions into the interconnection fabric of cluster computers. S...
Isaac D. Scherson, Daniel S. Valencia, Enrique Cau...
SIGCOMM
2009
ACM
15 years 6 months ago
Optimizing the BSD routing system for parallel processing
The routing architecture of the original 4.4BSD [3] kernel has been deployed successfully without major design modification for over 15 years. In the unified routing architectur...
Qing Li, Kip Macy
ASPDAC
1998
ACM
160views Hardware» more  ASPDAC 1998»
15 years 4 months ago
Synthesis of Power Efficient Systems-on-Silicon
We developed a new modular synthesis approach for design of low-power core-based data-intensive application-specific systems on silicon. The power optimization is conducted in th...
Darko Kirovski, Chunho Lee, Miodrag Potkonjak, Wil...
USS
2010
14 years 9 months ago
Idle Port Scanning and Non-interference Analysis of Network Protocol Stacks Using Model Checking
Idle port scanning uses side-channel attacks to bounce scans off of a "zombie" host to stealthily scan a victim IP address and determine if a port is open or closed, or ...
Roya Ensafi, Jong Chun Park, Deepak Kapur, Jedidia...