Sciweavers

3 search results - page 1 / 1
» Logic Restructuring for Delay Balancing in Wave-Pipelined Ci...
Sort
View
SYNASC
2005
IEEE
129views Algorithms» more  SYNASC 2005»
13 years 12 months ago
Logic Restructuring for Delay Balancing in Wave-Pipelined Circuits: An Integer Programming Approach
In this paper we apply integer programming (IP) based techniques to the problem of delay balancing in wave-pipelined circuits. The proposed approach considers delays, as well as f...
Srivastav Sethupathy, Nohpill Park, Marcin Paprzyc...
DATE
2008
IEEE
143views Hardware» more  DATE 2008»
14 years 24 days ago
Improving Synthesis of Compressor Trees on FPGAs via Integer Linear Programming
Multi-input addition is an important operation for many DSP and video processing applications. On FPGAs, multi-input addition has traditionally been implemented using trees of car...
Hadi Parandeh-Afshar, Philip Brisk, Paolo Ienne
ICCD
2004
IEEE
105views Hardware» more  ICCD 2004»
14 years 3 months ago
Circuit-Based Preprocessing of ILP and Its Applications in Leakage Minimization and Power Estimation
In this paper we discuss the application of circuit-based logical reasoning to simplify optimization problems expressed as integer linear programs (ILP) over circuit states. We de...
Donald Chai, Andreas Kuehlmann