116 search results - page 24 / 24 » Logical effort based technology mapping |
139
click to vote
FPGA
2010
ACM
16 years 8 days ago
2010
ACM
Guarded evaluation is a power reduction technique that involves identifying sub-circuits (within a larger circuit) whose inputs can be held constant (guarded) at specific times d...