Sciweavers

1010 search results - page 177 / 202
» Logics for Contravariant Simulations
Sort
View
ISCA
1997
IEEE
93views Hardware» more  ISCA 1997»
15 years 5 months ago
The Energy Efficiency of IRAM Architectures
Portable systems demand energy efficiency in order to maximize battery life. IRAM architectures, which combine DRAM and a processor on the same chip in a DRAM process, are more en...
Richard Fromm, Stylianos Perissakis, Neal Cardwell...
AINA
2010
IEEE
15 years 5 months ago
PRoPHET+: An Adaptive PRoPHET-Based Routing Protocol for Opportunistic Network
Abstract—We propose PRoPHET+, a routing scheme for opportunistic networks designed to maximize successful data delivery rate and minimize transmission delay. PRoPHET+ computes a ...
Ting-Kai Huang, Chia-Keng Lee, Ling-Jyh Chen
CF
2008
ACM
15 years 4 months ago
Multi-terabit ip lookup using parallel bidirectional pipelines
To meet growing terabit link rates, highly parallel and scalable architectures are needed for IP lookup engines in next generation routers. This paper proposes an SRAM-based multi...
Weirong Jiang, Viktor K. Prasanna
105
Voted
ASPDAC
2005
ACM
111views Hardware» more  ASPDAC 2005»
15 years 3 months ago
Wave-pipelined on-chip global interconnect
— A novel wave-pipelined global interconnect system is developed for reliable, high throughput, on-chip data communication. We argue that because there is only a single signal pr...
Lizheng Zhang, Yuhen Hu, Charlie Chung-Ping Chen
CODES
2008
IEEE
15 years 3 months ago
Specification-based compaction of directed tests for functional validation of pipelined processors
Functional validation is a major bottleneck in microprocessor design methodology. Simulation is the widely used method for functional validation using billions of random and biase...
Heon-Mo Koo, Prabhat Mishra