1010 search results - page 196 / 202 » Logics for Contravariant Simulations |
124
click to vote
IPPS
2003
IEEE
15 years 7 months ago
2003
IEEE
High performance, freedom from deadlocks, and freedom from livelocks are desirable properties of interconnection networks. Unfortunately, these can be conflicting goals because n...
122
click to vote
ISCA
2003
IEEE
15 years 7 months ago
2003
IEEE
To achieve high instruction throughput, instruction schedulers must be capable of producing high-quality schedules that maximize functional unit utilization while at the same time...
111
click to vote
MTDT
2003
IEEE
15 years 7 months ago
2003
IEEE
Advances in System-on-Chip (SoC) technology rely on manufacturing and assembling high-performance system cores for many critical applications. Among these cores, memory occupies t...
158
click to vote
FPGA
2003
ACM
15 years 7 months ago
2003
ACM
This paper presents a new power saving, high speed FPGA design enhancing a previous SiGe CML FPGA based on the Xilinx 6200 FPGA. The design aims at having a higher performance but...
119
click to vote
CF
2010
ACM
15 years 7 months ago
2010
ACM
We develop two simple interval-based models for dynamic superscalar processors. These models allow us to: i) predict with great accuracy performance and power consumption under va...