Sciweavers

2501 search results - page 322 / 501
» Logics with Rank Operators
Sort
View
ICCAD
1996
IEEE
140views Hardware» more  ICCAD 1996»
15 years 9 months ago
Register-transfer level estimation techniques for switching activity and power consumption
We present techniques for estimating switching activity and power consumption in register-transfer level (RTL) circuits. Previous work on this topic has ignored the presence of gl...
Anand Raghunathan, Sujit Dey, Niraj K. Jha
KBSE
1998
IEEE
15 years 8 months ago
Identifying Pre-Conditions with the Z/EVES Theorem Prover
Starting from a graphical data model (a subset of the OMT object model), a skeleton of formal specification can be generated and completed to express several constraints and provi...
Yves Ledru
REST
2010
ACM
15 years 6 months ago
A formal definition of RESTful semantic web services
In this article a formal model applying REST architectural principles to the description of semantic web services is introduced, including the discussion of its syntax and operati...
Antonio Garrote Hernández, María N. ...
GECCO
2008
Springer
201views Optimization» more  GECCO 2008»
15 years 6 months ago
Advanced techniques for the creation and propagation of modules in cartesian genetic programming
The choice of an appropriate hardware representation model is key to successful evolution of digital circuits. One of the most popular models is cartesian genetic programming, whi...
Paul Kaufmann, Marco Platzner
CORR
2008
Springer
143views Education» more  CORR 2008»
15 years 5 months ago
A Type System for Data-Flow Integrity on Windows Vista
The Windows Vista operating system implements an interesting model of multi-level integrity. We observe that in this model, trusted code must participate in any information-flow a...
Avik Chaudhuri, Prasad Naldurg, Sriram K. Rajamani