2501 search results - page 357 / 501 » Logics with Rank Operators |
127
click to vote
DFT
2002
IEEE
15 years 9 months ago
2002
IEEE
Concurrent error detection (CED) methods are typically employed to provide an indication of the operational health of synchronous circuits during normal functionality. Existing CE...
139
click to vote
FPL
2009
Springer
15 years 9 months ago
2009
Springer
Clock gating is a power reduction technique that has been used successfully in the custom ASIC domain. Clock and logic signal power are saved by temporarily disabling the clock si...
103
click to vote
CONTEXT
2001
Springer
15 years 9 months ago
2001
Springer
Abstract. In this paper we propose to re-read the past work on formalizing context as the search for a logic of the relationships between partial, approximate, and perspectival the...
161
click to vote
ICLP
2001
Springer
15 years 9 months ago
2001
Springer
We usually use natural language vocabulary for sort names in order-sorted logics, and some sort names may contradict other sort names in the sort-hierarchy. These implicit negation...
156
click to vote
HASE
1999
IEEE
15 years 9 months ago
1999
IEEE
Statechart Diagrams provide a graphical notation for describing dynamic aspects of system behaviour within the Unified Modeling Language (UML). In this paper we present a branchin...