Sciweavers

2501 search results - page 359 / 501
» Logics with Rank Operators
Sort
View
FPGA
1998
ACM
148views FPGA» more  FPGA 1998»
15 years 9 months ago
Configuration Prefetch for Single Context Reconfigurable Coprocessors
Current reconfigurable systems suffer from a significant overhead due to the time it takes to reconfigure their hardware. In order to deal with this overhead, and increase the com...
Scott Hauck
PADS
1997
ACM
15 years 8 months ago
Distributed Simulation of Spatially Explicit Ecological Models
Large-scale ecological simulations are natural candidates for distributed discrete event simulation. In optimistic simulation of spatially explicit models, a difficult problem ar...
Kevin Glass, Marilynn Livingston, John S. Conery
ICCAD
1996
IEEE
121views Hardware» more  ICCAD 1996»
15 years 8 months ago
Identification of unsettable flip-flops for partial scan and faster ATPG
State justification is a time-consuming operation in test generation for sequential circuits. In this paper, we present a technique to rapidly identify state elements (flip-flops)...
Ismed Hartanto, Vamsi Boppana, W. Kent Fuchs
HYBRID
1997
Springer
15 years 8 months ago
Robust Timed Automata
We de ne robust timed automata, which are timed automata that accept all trajectories \robustly": if a robust timed automaton accepts a trajectory, then it must accept neighbo...
Vineet Gupta, Thomas A. Henzinger, Radha Jagadeesa...
PADS
1996
ACM
15 years 8 months ago
Conservative Circuit Simulation on Shared-Memory Multiprocessors
We investigate conservative parallel discrete event simulations for logical circuits on shared-memory multiprocessors. For a first estimation of the possible speedup, we extend th...
Jörg Keller, Thomas Rauber, Bernd Rederlechne...