Sciweavers

2501 search results - page 439 / 501
» Logics with Rank Operators
Sort
View
FPL
2006
Springer
158views Hardware» more  FPL 2006»
15 years 7 months ago
Actual-Delay Circuits on FPGA: Trading-Off Luts for Speed
FPGA devices exhibit manufacturing variability. Device ratings and Timing margins are typically used in order to cope with inter-device and intra-device variability respectively. ...
Evangelia Kassapaki, Pavlos M. Mattheakis, Christo...
FPL
2006
Springer
113views Hardware» more  FPL 2006»
15 years 7 months ago
A Novel Heuristic and Provable Bounds for Reconfigurable Architecture Design
This paper is concerned with the application of formal optimisation methods to the design of mixed-granularity FPGAs. In particular, we investigate the appropriate mix and floorpl...
Alastair M. Smith, George A. Constantinides, Peter...
CASES
2001
ACM
15 years 7 months ago
The emerging power crisis in embedded processors: what can a poor compiler do?
It is widely acknowledged that even as VLSI technology advances, there is a looming crisis that is an important obstacle to the widespread deployment of mobile embedded devices, n...
Lakshmi N. Chakrapani, Pinar Korkmaz, Vincent John...
MICRO
2000
IEEE
95views Hardware» more  MICRO 2000»
15 years 7 months ago
Very low power pipelines using significance compression
Data, addresses, and instructions are compressed by maintaining only significant bytes with two or three extension bits appended to indicate the significant byte positions. This s...
Ramon Canal, Antonio González, James E. Smi...
DBPL
1991
Springer
66views Database» more  DBPL 1991»
15 years 7 months ago
Rationale and Design of BULK
BULK is a very-high-level persistent programming language and environment for prototyping and implementing database applications. BULK provides sets and sequences as primitive typ...
Steve Rozen, Dennis Shasha