Sciweavers

1307 search results - page 217 / 262
» Low Power Hardware for a High Performance PDA
Sort
View
CCGRID
2005
IEEE
15 years 3 months ago
The Composite Endpoint Protocol (CEP): scalable endpoints for terabit flows
We introduce the Composite Endpoint Protocol (CEP) which efficiently composes a set of transmission elements to support high speed flows which exceed the capabilities of a single...
Eric Weigle, Andrew A. Chien
91
Voted
CLUSTER
2009
IEEE
15 years 6 months ago
Finding a tradeoff between host interrupt load and MPI latency over Ethernet
—Achieving high-performance message passing on top of generic ETHERNET hardware suffers from the NIC interruptdriven model where coalescing is usually involved. We present an in-...
Brice Goglin, Nathalie Furmento
ISPASS
2005
IEEE
15 years 7 months ago
Partitioning Multi-Threaded Processors with a Large Number of Threads
Today’s general-purpose processors are increasingly using multithreading in order to better leverage the additional on-chip real estate available with each technology generation...
Ali El-Moursy, Rajeev Garg, David H. Albonesi, San...
HPCA
2009
IEEE
16 years 2 months ago
Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs
Performance and power consumption of an on-chip interconnect that forms the backbone of Chip Multiprocessors (CMPs), are directly influenced by the underlying network topology. Bo...
Reetuparna Das, Soumya Eachempati, Asit K. Mishra,...
BMCBI
2007
95views more  BMCBI 2007»
15 years 2 months ago
Haplotype-based score test for linkage in nuclear families
Background: To look for genetic linkage between angiotensin-I converting enzyme(ACE) gene and hypertension in a Korean adolescent cohort, we developed a powerful test using the co...
Chung Mo Nam, Dae Ryong Kang, Jinheum Kim