Sciweavers

165 search results - page 18 / 33
» Low-power circuits using dynamic threshold devices
Sort
View
HAPTICS
2007
IEEE
15 years 4 months ago
Mechanical Impedance of the Hand Holding a Spherical Tool at Threshold and Suprathreshold Stimulation Levels
We report mechanical impedance of the hand for sinusoidal stimulation at the threshold and suprathreshold levels in the frequency range of 10-500 Hz delivered through a ball-shape...
Ali Israr, Seungmoon Choi, Hong Z. Tan
ARVLSI
2001
IEEE
305views VLSI» more  ARVLSI 2001»
15 years 1 months ago
Logic Design Considerations for 0.5-Volt CMOS
As the operating supply voltage for commercial CMOS devices falls below 2 V, research activities are underway to develop CMOS integrated circuits that can operate at supply voltag...
K. Joseph Hass, Jack Venbrux, Prakash Bhatia
DAC
2004
ACM
15 years 10 months ago
Leakage-and crosstalk-aware bus encoding for total power reduction
Power consumption, particularly runtime leakage, in long on-chip buses has grown to an unacceptable portion of the total power budget due to heavy buffer insertion to combat RC de...
Harmander Deogun, Rajeev R. Rao, Dennis Sylvester,...
CHES
2006
Springer
205views Cryptology» more  CHES 2006»
15 years 1 months ago
Automated Design of Cryptographic Devices Resistant to Multiple Side-Channel Attacks
Balanced dynamic dual-rail gates and asynchronous circuits have been shown, if implemented correctly, to have natural and efficient resistance to side-channel attacks. Despite thei...
Konrad J. Kulikowski, Alexander B. Smirnov, Alexan...
DAC
2005
ACM
15 years 10 months ago
Device and architecture co-optimization for FPGA power reduction
Device optimization considering supply voltage Vdd and threshold voltage Vt tuning does not increase chip area but has a great impact on power and performance in the nanometer tec...
Lerong Cheng, Phoebe Wong, Fei Li, Yan Lin, Lei He