Sciweavers

    41 search results - page 1 / 9
    » M-trie: an efficient approach to on-chip logic minimization
    Sort
    View
    TVLSI
    2010
    149views Artificial Intelligence» more  TVLSI 2010»
    A Reverse-Encoding-Based On-Chip Bus Tracer for Efficient Circular-Buffer Utilization
    14 years 4 months ago
    A Reverse-Encoding-Based On-Chip Bus Tracer for Efficient Circular-Buffer Utilization
    Download  cadal.cse.nsysu.edu.tw
    Hardware debuggers and logic analyzers must be able to record a continuous trace of data. Since the trace data are tremendous, to save space, these traces are often compressed. The...
    Fu-Ching Yang, Cheng-Lung Chiang, Ing-Jer Huang
    claim paper
    Read More »
    ESTIMEDIA
    2006
    Springer
    127views Multimedia» more  ESTIMEDIA 2006»
    Neighbors-on-Path: A New Selection Strategy for On-Chip Networks
    15 years 1 months ago
    Neighbors-on-Path: A New Selection Strategy for On-Chip Networks
    Download  ihome.ust.hk
    Efficient and deadlock-free routing is critical to the performance of networks-on-chip. In this paper we present an approach that can be coupled to any adaptive routing algorithm ...
    Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi,...
    claim paper
    Read More »
    DAC
    2007
    ACM
    131views Computer Architecture» more  DAC 2007»
    Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop
    15 years 10 months ago
    Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop
    Download  cobweb.ecn.purdue.edu
    This paper presents a variation resilient circuit design technique for maintaining parametric yield of design under inherent variation in process parameters. We propose to utilize...
    Kunhyuk Kang, Kee-Jong Kim, Kaushik Roy
    claim paper
    Read More »
    VLSID
    2002
    IEEE
    128views VLSI» more  VLSID 2002»
    System-Level Point-to-Point Communication Synthesis using Floorplanning Information
    15 years 10 months ago
    System-Level Point-to-Point Communication Synthesis using Floorplanning Information
    Download  www.gigascale.org
    : In this paper, we present a point-to-point (P2P) communication synthesis methodology for SystemOn-Chip (SOC) design. We consider real-time systems where IP selection, mapping and...
    Jingcao Hu, Yangdong Deng, Radu Marculescu
    claim paper
    Read More »
    ICCAD
    2004
    IEEE
    96views Hardware» more  ICCAD 2004»
    M-trie: an efficient approach to on-chip logic minimization
    15 years 6 months ago
    M-trie: an efficient approach to on-chip logic minimization
    Download  research.cs.tamu.edu
    Seraj Ahmad, Rabi N. Mahapatra
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2025, USA.