Sciweavers

3729 search results - page 136 / 746
» METRICS: a system architecture for design process optimizati...
Sort
View
TPDS
2008
124views more  TPDS 2008»
14 years 10 months ago
Efficient Breadth-First Search on the Cell/BE Processor
Multicore processors are an architectural paradigm shift that promises a dramatic increase in performance. But, they also bring an unprecedented level of complexity in algorithmic ...
Daniele Paolo Scarpazza, Oreste Villa, Fabrizio Pe...
DAC
1994
ACM
15 years 2 months ago
Statistical Delay Modeling in Logic Design and Synthesis
Manufacturing disturbances are inevitable in the fabrication of integrated circuits. These disturbances will result in variations in the delay speci cations of manufactured circui...
Horng-Fei Jyu, Sharad Malik
ARC
2009
Springer
165views Hardware» more  ARC 2009»
15 years 4 months ago
Optimizing the Control Hierarchy of an ECC Coprocessor Design on an FPGA Based SoC Platform
Abstract. Most hardware/software codesigns of Elliptic Curve Cryptography only have one central control unit, typically a 32 bit or 8 bit processor core. With the ability of integr...
Xu Guo, Patrick Schaumont
EDBT
2008
ACM
130views Database» more  EDBT 2008»
15 years 10 months ago
Flexible Transaction Processing in the Argos Middleware
Transactional requirements, from new application domains and execution environments, are varying and may exceed traditional ACID properties. We believe that transactional middlewa...
Anna-Brith Arntsen, Marts Mortensen, Randi Karlsen...
ESTIMEDIA
2008
Springer
14 years 12 months ago
A framework for memory-aware multimedia application mapping on chip-multiprocessors
The relentless increase in multimedia embedded system application requirements as well as improvements in IC design technology have motivated the deployment of chip multiprocessor ...
Luis Angel D. Bathen, Nikil D. Dutt, Sudeep Pasric...