Sciweavers

609 search results - page 22 / 122
» MIThril 2003: Applications and Architecture
Sort
View
VTS
2003
IEEE
115views Hardware» more  VTS 2003»
15 years 7 months ago
Design and Optimization of Multi-level TAM Architectures for Hierarchical SOCs
Multi-level TAM optimization is necessary for modular testing of hierarchical SOCs that contain older-generation SOCs as embedded cores. We present two hierarchical TAM optimizati...
Vikram Iyengar, Krishnendu Chakrabarty, Mark D. Kr...
ICCS
2003
Springer
15 years 7 months ago
Application Controlled IPC Synchrony - An Event Driven Multithreaded Approach
Interprocess communication (IPC) is an important phenomenon in distributed computing and operating systems. Microkernels of modern operating systems use synchronous IPC semantics f...
Susmit Bagchi, Mads Nygaard
DAC
2003
ACM
15 years 7 months ago
Test application time and volume compression through seed overlapping
We propose in this paper an extension on the Scan Chain Concealment technique to further reduce test time and volume requirement. The proposed methodology stems from the architect...
Wenjing Rao, Ismet Bayraktaroglu, Alex Orailoglu
134
Voted
SBACPAD
2003
IEEE
137views Hardware» more  SBACPAD 2003»
15 years 7 months ago
Exploring Memory Hierarchy with ArchC
This paper presents the cache configuration exploration of a programmable system, in order to find the best matching between the architecture and a given application. Here, prog...
Pablo Viana, Edna Barros, Sandro Rigo, Rodolfo Aze...
119
Voted
ISCAS
2003
IEEE
144views Hardware» more  ISCAS 2003»
15 years 7 months ago
A flexible global readout architecture for an analogue SIMD vision chip
A new vision chip, SCAMP-2, has been developed in a 0.35µm CMOS technology. In this paper, the design of the chip is presented, with particular emphasis on its readout architectu...
Piotr Dudek