Sciweavers

877 search results - page 72 / 176
» MXQuery with Hardware Acceleration
Sort
View
141
Voted
VIS
2009
IEEE
235views Visualization» more  VIS 2009»
16 years 4 months ago
CUDA-Accelerated Continuous 2D Scatterplots
In this poster, we present how our previously published method of computing continuous 2D scatterplots can be performed with hardware acceleration on a GPU. By doing this, we expl...
Sven Bachthaler, Steffen Frey, Daniel Weiskopf
ICCD
2000
IEEE
87views Hardware» more  ICCD 2000»
16 years 8 days ago
A Register File with Transposed Access Mode
We introduce a new register file architecture that provides both row-wise and column-wise accesses, thus allowing partitioned instructions to be used in columnwise processing with...
Yoochang Jung, Stefan G. Berg, Donglok Kim, Yongmi...
FPL
2007
Springer
94views Hardware» more  FPL 2007»
15 years 9 months ago
A Many-core Implementation based on the Reconfigurable Mesh Model
The reconfigurable mesh is a model for massively parallel computing for which many algorithms with very low complexity have been developed. These algorithms execute cycles of bus...
Heiner Giefers, Marco Platzner
121
Voted
DATE
2003
IEEE
94views Hardware» more  DATE 2003»
15 years 8 months ago
Platform-Based Testbench Generation
This paper presents a new technology that accelerates system verification. In a real life example, we achieved a speed-up of a factor of about 5000. The key for this speed-up is a...
Renate Henftling, Andreas Zinn, Matthias Bauer, Wo...
DATE
2010
IEEE
104views Hardware» more  DATE 2010»
15 years 8 months ago
Large-scale Boolean matching
— We propose a methodology for Boolean matching under permutations of inputs and outputs (PP-equivalence checking problem) — a key step in incremental logic design that identif...
Hadi Katebi, Igor L. Markov