Sciweavers

308 search results - page 33 / 62
» Macromodeling of analog circuits for hierarchical circuit de...
Sort
View
ITC
1998
IEEE
82views Hardware» more  ITC 1998»
15 years 2 months ago
A high speed and area efficient on-chip analog waveform extractor
ABSTRACT - A multiple pass A/D conversion technique is proposed for mixed-signal test applications. Only a single on-chip comparator and sample-and-hold circuit is required to digi...
Ara Hajjar, Gordon W. Roberts
DAC
2002
ACM
15 years 10 months ago
Petri net modeling of gate and interconnect delays for power estimation
In this paper, a new type of Petri net called Hierarchical Colored Hardware Petri net, to model real-delay switching activity for power estimation is proposed. The logic circuit i...
Ashok K. Murugavel, N. Ranganathan
ICCAD
2006
IEEE
208views Hardware» more  ICCAD 2006»
15 years 6 months ago
Automation in mixed-signal design: challenges and solutions in the wake of the nano era
The use of CMOS nanometer technologies at 65 nm and below will pose serious challenges on the design of mixed-signal integrated systems in the very near future. Rising design comp...
Trent McConaghy, Georges G. E. Gielen
ISCAS
2003
IEEE
102views Hardware» more  ISCAS 2003»
15 years 3 months ago
Adaptivity figures of merit and K-rail diagrams - comprehensive performance characterization of low-noise amplifiers and voltage
Generally, analog RF front-end circuits are designed to be functional under the most stringent, fixed, operating conditions, where all the performance parameters are set by crude ...
Aleksandar Tasic, Wouter A. Serdijn, John R. Long
ISCAS
2003
IEEE
62views Hardware» more  ISCAS 2003»
15 years 3 months ago
Simple noise formulas for MOS analog design
The designer needs simple and accurate models to estimate noise in MOS transistors as a function of their size, bias point and technology. In this work, we present a simple, conti...
Alfredo Arnaud, Carlos Galup-Montoro