Sciweavers

1397 search results - page 168 / 280
» Manufacturing Modeling using Process Nets with Resources
Sort
View
154
Voted
ISCC
2003
IEEE
180views Communications» more  ISCC 2003»
15 years 10 months ago
Wireless Application Protocol Transport Layer Performance
: In this paper, simulation-based performance evaluation of the Wireless Application Protocol (WAP) Transport Lay er Protocol, which may be suitable for Combat Net Radio (CNR), is ...
Gökhan Kahraman, Semih Bilgen
GLVLSI
2002
IEEE
136views VLSI» more  GLVLSI 2002»
15 years 9 months ago
Test generation for resistive opens in CMOS
This paper develops new techniques for detecting both stuck-open faults and resistive open faults, which result in increased delays along some paths. The improved detection of CMO...
Arun Krishnamachary, Jacob A. Abraham
ISQED
2007
IEEE
206views Hardware» more  ISQED 2007»
15 years 11 months ago
Provisioning On-Chip Networks under Buffered RC Interconnect Delay Variations
Abstract—A Network-on-Chip (NoC) replaces on-chip communication implemented by point-to-point interconnects in a multi-core environment by a set of shared interconnects connected...
Mosin Mondal, Tamer Ragheb, Xiang Wu, Adnan Aziz, ...
GECCO
2007
Springer
198views Optimization» more  GECCO 2007»
15 years 11 months ago
On the design of optimisers for surface reconstruction
In many industrial applications the need for an efficient and high-quality reconstruction of free-form surfaces does exist. Surface Reconstruction – the generation of CAD models...
Tobias Wagner, Thomas Michelitsch, Alexei Sacharow
ICCAD
1999
IEEE
153views Hardware» more  ICCAD 1999»
15 years 9 months ago
Cycle time and slack optimization for VLSI-chips
We consider the problem of finding an optimal clock schedule, i.e. optimal arrival times for clock signals at latches of a VLSI chip. We describe a general model which includes al...
Christoph Albrecht, Bernhard Korte, Jürgen Sc...