85 search results - page 12 / 17 » Mapping Interconnection Networks into VEDIC Networks |
ISLPED
2005
ACM
15 years 3 months ago
2005
ACM
As the number of cores on a chip increases, power consumed by the communication structures takes significant portion of the overall power-budget. The individual components of the...
104
click to vote
FPGA
2004
ACM
15 years 2 months ago
2004
ACM
In this paper, an efficient implementation of a high performance coarse-grain reconfigurable data-path on a mixed-granularity reconfigurable platform is presented. It consists of ...
80
Voted
IJCAI
1997
14 years 10 months ago
1997
This paper describes an evolvable hardware (EHW) system for generalized neural network learning. We have developed an ASIC VLSI chip, which is a building block to configure a scal...
TSP
2008
14 years 9 months ago
2008
Abstract--A method for the computation of nonlinear digital filter networks containing delay-free loops is proposed. By preserving the topology of the network this method permits t...
ICPADS
2006
IEEE
15 years 3 months ago
2006
IEEE
Congestion management is likely to become a critical issue in interconnection networks, as increasing power consumption and cost concerns will lead to the use of smaller networks....