Sciweavers

2366 search results - page 209 / 474
» Mapping time
Sort
View
ICANN
2003
Springer
15 years 9 months ago
The Spike Response Model: A Framework to Predict Neuronal Spike Trains
We propose a simple method to map a generic threshold model, namely the Spike Response Model, to artificial data of neuronal activity using a minimal amount of a priori informatio...
Renaud Jolivet, Timothy J. Lewis, Wulfram Gerstner
155
Voted
EH
1999
IEEE
141views Hardware» more  EH 1999»
15 years 8 months ago
On-Line Evolution of FPGA-Based Circuits: A Case Study on Hash Functions
An evolutionary algorithm is used to evolve a digital circuit which computes a simple hash function mapping a 16bit address space into an 8-bit one. The target technology is FPGA,...
Ernesto Damiani, Andrea Tettamanzi, Valentino Libe...
122
Voted
HICSS
1996
IEEE
102views Biometrics» more  HICSS 1996»
15 years 8 months ago
Evaluation of Parallel Logic Simulation Using DVSIM
Parallel simulation is expected to speed up simulation run time in a signi cant way. This paper describes a framework that is used to evaluate the performance of parallel simulati...
Gerd Meister
ICDE
1994
IEEE
135views Database» more  ICDE 1994»
15 years 8 months ago
QBISM: Extending a DBMS to Support 3D Medical Images
We describe the design and implementation of QBISM (Query By Interactive, Spatial Multimedia), a prototype for querying and visualizing 3D spatial data. Our first application is i...
Manish Arya, William F. Cody, Christos Faloutsos, ...
ICCD
1996
IEEE
170views Hardware» more  ICCD 1996»
15 years 8 months ago
Boolean Function Representation Based on Disjoint-Support Decompositions
The Multi-Level Decomposition Diagrams (MLDDs) of this paper are a canonical representation of Boolean functions expliciting disjoint-support decompositions. MLDDs allow the reduc...
Valeria Bertacco, Maurizio Damiani