Sciweavers

4396 search results - page 132 / 880
» Measuring the Architecture Design Process
Sort
View
ESTIMEDIA
2003
Springer
15 years 10 months ago
EPIC-Explorer: A Parameterized VLIW-based Platform Framework for Design Space Exploration
— The constant increase in levels of integration and the reduction of the time-to-market have led to the definition of new methodologies stressing reuse. This involves not only ...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi,...
DAGM
2007
Springer
15 years 8 months ago
Greedy-Based Design of Sparse Two-Stage SVMs for Fast Classification
Cascades of classifiers constitute an important architecture for fast object detection. While boosting of simple (weak) classifiers provides an established framework, the design of...
Rezaul Karim, Martin Bergtholdt, Jörg H. Kapp...
CASCON
1996
116views Education» more  CASCON 1996»
15 years 6 months ago
Measurements of DCE RPC performance in an OS/2 environment
Developing and managing applications for environments consisting of independently con gured computing systems interoperating acrossnetwork connections is of considerable interest ...
Ying Sun, Rick Bunt, Gregory M. Oster
ICPADS
2010
IEEE
15 years 2 months ago
Effective Performance Measurement at Petascale Using IPM
As supercomputers are being built from an ever increasing number of processing elements, the effort required to achieve a substantial fraction of the system peak performance is con...
Karl Fürlinger, Nicholas J. Wright, David Ski...
ISCAS
2006
IEEE
74views Hardware» more  ISCAS 2006»
15 years 10 months ago
NIUGAP: low latency network interface architecture with Gray code for networks-on-chip
— The implementation of a high-performance network-on-chip (NoC) requires an efficient design for the network interface unit (NIU) that connects the switched network to the IP c...
Daewook Kim, Manho Kim, Gerald E. Sobelman