4396 search results - page 156 / 880 » Measuring the Architecture Design Process |
155
Voted
VLSISP
2011
14 years 12 months ago
2011
Abstract Fractional Motion Estimation (FME) in highdefinition H.264 presents a significant design challenge in terms of memory bandwidth, latency and area cost as there are various...
155
click to vote
ISSS
1999
IEEE
15 years 9 months ago
1999
IEEE
This paper describes a mechanism for automatic design and synthesis of very long instruction word (VLIW), and its generalization, explicitly parallel instruction computing rocesso...
144
click to vote
DAC
2003
ACM
2003
ACM
A complexity effective communication model for behavioral modeling of signal processing applications
16 years 6 months ago
In this paper, we argue that the address space of memory regions that participate in inter task communication is over-specified by the traditional communication models used in beh...
137
Voted
DATE
2008
IEEE
15 years 11 months ago
2008
IEEE
Applications from the embedded consumer domain put challenging requirements on SoC infrastructures, i.e. interconnect and memory. Specifically, video applications demand large sto...
159
click to vote
CORR
2011
Springer
14 years 12 months ago
2011
Springer
We propose a unified neural network architecture and learning algorithm that can be applied to various natural language processing tasks including: part-of-speech tagging, chunki...