Sciweavers

4396 search results - page 704 / 880
» Measuring the Architecture Design Process
Sort
View
BMCBI
2005
124views more  BMCBI 2005»
15 years 4 months ago
Evaluating concentration estimation errors in ELISA microarray experiments
Background: Enzyme-linked immunosorbent assay (ELISA) is a standard immunoassay to estimate a protein's concentration in a sample. Deploying ELISA in a microarray format perm...
Don Simone Daly, Amanda M. White, Susan M. Varnum,...
ICCAD
2006
IEEE
131views Hardware» more  ICCAD 2006»
16 years 1 months ago
High-level synthesis challenges and solutions for a dynamically reconfigurable processor
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...
Takao Toi, Noritsugu Nakamura, Yoshinosuke Kato, T...
IPPS
2009
IEEE
15 years 11 months ago
Annotation-based empirical performance tuning using Orio
In many scientific applications, significant time is spent tuning codes for a particular highperformance architecture. Tuning approaches range from the relatively nonintrusive (...
Albert Hartono, Boyana Norris, Ponnuswamy Sadayapp...
158
Voted
ICDS
2007
IEEE
15 years 11 months ago
On Smart-Care Services: Studies of Visually Impaired Users in Living Contexts
- Smart care technology is any sensor based technology used to aid and support human independent living. Such technologies offer new potential and can give rise to new problems for...
Ying Liu, Jean Bacon, Roger Wilson-Hinds
LCTRTS
2007
Springer
15 years 11 months ago
Enabling compiler flow for embedded VLIW DSP processors with distributed register files
High-performance and low-power VLIW DSP processors are increasingly deployed on embedded devices to process video and multimedia applications. For reducing power and cost in desig...
Chung-Kai Chen, Ling-Hua Tseng, Shih-Chang Chen, Y...