4396 search results - page 710 / 880 » Measuring the Architecture Design Process |
187
click to vote
CONEXT
2009
ACM
15 years 6 months ago
2009
ACM
We consider the problem of providing ubiquitous yet affordable Internet connectivity to devices at home, at work, and on the move. In this context, we take advantage of two signif...
123
click to vote
DAC
2009
ACM
16 years 6 months ago
2009
ACM
Post-silicon processor debugging is frequently carried out in a loop consisting of several iterations of the following two key steps: (i) processor execution for some duration, fo...
150
click to vote
IEEEPACT
2008
IEEE
15 years 11 months ago
2008
IEEE
Moore’s Law and the drive towards performance efficiency have led to the on-chip integration of general-purpose cores with special-purpose accelerators. Pangaea is a heterogeneo...
161
click to vote
MOBICOM
2003
ACM
15 years 10 months ago
2003
ACM
We consider a two-tiered Wireless Sensor Network (WSN) consisting of sensor clusters deployed around strategic locations and base-stations (BSs) whose locations are relatively fl...
156
click to vote
BMCBI
2010
15 years 5 months ago
2010
Background: Biomedical research is set to greatly benefit from the use of semantic web technologies in the design of computational infrastructure. However, beyond well defined res...