Sciweavers

4396 search results - page 771 / 880
» Measuring the Architecture Design Process
Sort
View
ICECCS
2000
IEEE
133views Hardware» more  ICECCS 2000»
15 years 8 months ago
An Analysis Tool for Coupling-Based Integration Testing
This research is part of a project to develop practical, effective, formalizable, automatable techniques for integration testing. Integration testing is an important part of the t...
A. Jefferson Offutt, Aynur Abdurazik, Roger T. Ale...
RTCSA
2000
IEEE
15 years 8 months ago
Scheduling optional computations in fault-tolerant real-time systems
This paper introduces an exact schedulability analysis for the optional computation model urider a specified failure hypothesis. From this analysis, we propose a solutionfor deter...
Pedro Mejía-Alvarez, Hakan Aydin, Daniel Mo...
ICDCS
1997
IEEE
15 years 8 months ago
Predictable Network Computing
Clusters of networked, off-the-shelf workstations are currently used for computationintensive, parallel applications. However, it is hardly possible to predict the timing behaviou...
Andreas Polze, Gerhard Fohler, Matthias Werner
ICECCS
1996
IEEE
209views Hardware» more  ICECCS 1996»
15 years 8 months ago
Coupling-based Integration Testing
This research is part of a project to develop practical, effective, formalizable, automatable techniques for integration testing. Integration testing is an important part of the t...
Zhenyi Jin, A. Jefferson Offutt
ICCAD
1994
IEEE
95views Hardware» more  ICCAD 1994»
15 years 8 months ago
Provably correct high-level timing analysis without path sensitization
- This paper addresses the problem of true delay estimation during high level design. The existing delay estimation techniques either estimate the topological delay of the circuit ...
Subhrajit Bhattacharya, Sujit Dey, Franc Brglez