Sciweavers

1095 search results - page 120 / 219
» Measuring the Performance of Parallel Message-Based Process ...
Sort
View
133
Voted
ISCAS
2005
IEEE
129views Hardware» more  ISCAS 2005»
15 years 10 months ago
A reconfigurable architecture for scanning biosequence databases
—Unknown protein sequences are often compared to a set of known sequences (a database scan) to detect functional similarities. Even though efficient dynamic programming algorithm...
Timothy F. Oliver, Bertil Schmidt, Douglas L. Mask...
147
Voted
ICS
2005
Tsinghua U.
15 years 10 months ago
A heterogeneously segmented cache architecture for a packet forwarding engine
As network traffic continues to increase and with the requirement to process packets at line rates, high performance routers need to forward millions of packets every second. Eve...
Kaushik Rajan, Ramaswamy Govindarajan
137
Voted
HPCC
2009
Springer
15 years 9 months ago
A Streaming Intrusion Detection System for Grid Computing Environments
Abstract—In this paper, a novel architecture for a streaming intrusion detection system for Grid computing environments is presented. Detection mechanisms based on traditional lo...
Matthew Smith, Fabian Schwarzer, Marian Harbach, T...
MIDDLEWARE
2004
Springer
15 years 10 months ago
Monitoring the connectivity of a grid
Grid computing is a new paradigm that enables the distributed coordination of resources and services which are geographically dispersed, span multiple trust domains and are hetero...
Sergio Andreozzi, Augusto Ciuffoletti, Antonia Ghi...
HPCA
2009
IEEE
15 years 12 months ago
Soft error vulnerability aware process variation mitigation
As transistor process technology approaches the nanometer scale, process variation significantly affects the design and optimization of high performance microprocessors. Prior stu...
Xin Fu, Tao Li, José A. B. Fortes