Sciweavers

8600 search results - page 447 / 1720
» Measuring with Timed Patterns
Sort
View
138
Voted
ITC
1998
IEEE
114views Hardware» more  ITC 1998»
15 years 9 months ago
BETSY: synthesizing circuits for a specified BIST environment
This paper presents a logic synthesis tool called BETSY (BIST Environment Testable Synthesis) for synthesizing circuits that achieve complete (100%)fault coverage in a user specif...
Zhe Zhao, Bahram Pouya, Nur A. Touba
ICCAD
1997
IEEE
144views Hardware» more  ICCAD 1997»
15 years 9 months ago
Partial scan delay fault testing of asynchronous circuits
Asynchronous circuits operate correctly only under timing assumptions. Hence testing those circuits for delay faults is crucial. This paper describes a three-step method to detect...
Michael Kishinevsky, Alex Kondratyev, Luciano Lava...
CSR
2006
Springer
15 years 8 months ago
Window Subsequence Problems for Compressed Texts
Given two strings (a text t of length n and a pattern p) and a natural number w, window subsequence problems consist in deciding whether p occurs as a subsequence of t and/or findi...
Patrick Cégielski, Irène Guessarian,...
ESWA
2006
139views more  ESWA 2006»
15 years 4 months ago
An efficient data mining approach for discovering interesting knowledge from customer transactions
Mining association rules and mining sequential patterns both are to discover customer purchasing behaviors from a transaction database, such that the quality of business decision ...
Show-Jane Yen, Yue-Shi Lee
CORR
2007
Springer
64views Education» more  CORR 2007»
15 years 4 months ago
Optimal Sequential Frame Synchronization
We consider the ‘one-shot frame synchronization problem’ where a decoder wants to locate a sync pattern at the output of a channel on the basis of sequential observations. We ...
Venkat Chandar, Aslan Tchamkerten, Gregory W. Worn...