753 search results - page 113 / 151 » Mechanisms for Mapping High-Level Parallel Performance Data |
111
click to vote
ASPLOS
2010
ACM
15 years 8 months ago
2010
ACM
We present a general scheme for virtualizing main memory errorcorrection mechanisms, which map redundant information needed to correct errors into the memory namespace itself. We ...
IEEEPACT
2006
IEEE
15 years 7 months ago
2006
IEEE
Modern out-of-order processors with non-blocking caches exploit Memory-Level Parallelism (MLP) by overlapping cache misses in a wide instruction window. The exploitation of MLP, h...
112
click to vote
IPPS
2003
IEEE
15 years 6 months ago
2003
IEEE
OpenMP has emerged as a widely accepted standard for writing shared memory programs. Hardware-specific extensions such as data placement are usually needed to improve the scalabi...
118
click to vote
SPAA
2006
ACM
15 years 7 months ago
2006
ACM
In response to current technology scaling trends, architects are developing a new style of processor, known as spatial computers. A spatial computer is composed of hundreds or eve...
111
click to vote
ICPP
2009
IEEE
15 years 8 months ago
2009
IEEE
—P2P storage systems use replication to provide a certain level of availability. While the system must generate new replicas to replace replicas lost to permanent failures, it ca...