753 search results - page 17 / 151 » Mechanisms for Mapping High-Level Parallel Performance Data |
HIPS
1998
IEEE
15 years 4 months ago
1998
IEEE
Distributed shared objects are a well known approach to achieve independenceof the memory model for parallel programming. The illusion of shared (global) objects is a conabstracti...
140
click to vote
ASAP
1996
IEEE
15 years 3 months ago
1996
IEEE
A datapath synthesis system (DPSS) for a bus-based wavefront array architecture, called rDPA (reconfigurable datapath architecture), is presented. An internal data bus to the arra...
107
click to vote
ASPLOS
2009
ACM
15 years 6 months ago
2009
ACM
This paper presents a performance analysis of an accelerated 2-D rigid image registration implementation that employs the Compute Unified Device Architecture (CUDA) programming e...
106
click to vote
IPPS
2000
IEEE
15 years 4 months ago
2000
IEEE
Effective utilization of cache memories is a key factor in achieving high performance in computing the Discrete Fourier Transform (DFT). Most optimizationtechniques for computing ...
111
click to vote
PDP
2010
IEEE
15 years 5 months ago
2010
IEEE
- We present a parallel conjugate gradient solver for the Poisson problem optimized for multi-GPU platforms. Our approach includes a novel heuristic Poisson preconditioner well sui...