Sciweavers

753 search results - page 55 / 151
» Mechanisms for Mapping High-Level Parallel Performance Data
Sort
View
SC
2009
ACM
15 years 8 months ago
Lessons learned from a year's worth of benchmarks of large data clouds
In this paper, we discuss some of the lessons that we have learned working with the Hadoop and Sector/Sphere systems. Both of these systems are cloud-based systems designed to sup...
Yunhong Gu, Robert L. Grossman
ICDCS
1997
IEEE
15 years 5 months ago
Effect of Connection Rerouting on Application Performance in Mobile Networks
—The increasing deployment of wireless access technology, along with the emergence of high speed integrated service networks, such as ATM, promises to provide mobile users with u...
Partho Pratim Mishra, Mani B. Srivastava
MICRO
2006
IEEE
191views Hardware» more  MICRO 2006»
15 years 1 months ago
CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs
Since processor performance scalability will now mostly be achieved through thread-level parallelism, there is a strong incentive to parallelize a broad range of applications, inc...
Pierre Palatin, Yves Lhuillier, Olivier Temam
IPPS
2006
IEEE
15 years 7 months ago
Exploring the design space of an optimized compiler approach for mesh-like coarse-grained reconfigurable architectures
In this paper we study the performance improvements and trade-offs derived from an optimized mapping approach applied on a parametric coarse grained reconfigurable array architect...
Grigoris Dimitroulakos, Michalis D. Galanis, Const...
HPCA
2000
IEEE
15 years 5 months ago
Improving the Throughput of Synchronization by Insertion of Delays
Efficiency of synchronization mechanisms can limit the parallel performance of many shared-memory applications. In addition, the ever increasing performance gap between processor...
Ravi Rajwar, Alain Kägi, James R. Goodman