Sciweavers

753 search results - page 87 / 151
» Mechanisms for Mapping High-Level Parallel Performance Data
Sort
View
IPPS
2002
IEEE
15 years 6 months ago
Toward a Framework for Preparing and Executing Adaptive Grid Programs
This paper describes the program execution framework being developed by the Grid Application Development Software (GrADS) Project. The goal of this framework is to provide good re...
Ken Kennedy, Mark Mazina, John M. Mellor-Crummey, ...
SOSP
1997
ACM
15 years 2 months ago
Cashmere-2L: Software Coherent Shared Memory on a Clustered Remote-Write Network
Low-latency remote-write networks, such as DEC’s Memory Channel, provide the possibility of transparent, inexpensive, large-scale shared-memory parallel computing on clusters of...
Robert Stets, Sandhya Dwarkadas, Nikos Hardavellas...
MVA
1992
188views Computer Vision» more  MVA 1992»
15 years 2 months ago
The Programmable and Configurable Low Level Vision Unit of the HERMIA Machine
In this work the Low Level Vision Unit (LLVU) of the Heterogeneous and Reconfigurable Machine for Image Analysis (HERMIA) is described. The LLVU consists of the innovative integra...
Gaetano Gerardi, Giancarlo Parodi
ICPP
2009
IEEE
15 years 8 months ago
Accelerating Checkpoint Operation by Node-Level Write Aggregation on Multicore Systems
—Clusters and applications continue to grow in size while their mean time between failure (MTBF) is getting smaller. Checkpoint/Restart is becoming increasingly important for lar...
Xiangyong Ouyang, Karthik Gopalakrishnan, Dhabales...
ICPADS
2002
IEEE
15 years 6 months ago
The Impact of RTS Threshold on IEEE 802.11 MAC Protocol
Wireless technologies and applications received great attention in recent years. The medium access control (MAC) protocol is the main element that determines the efficiency in sha...
Shiann-Tsong Sheu, Tobias Chen, Jenhui Chen, Fun Y...