Sciweavers

206 search results - page 22 / 42
» Mechanisms for store-wait-free multiprocessors
Sort
View
PPOPP
1993
ACM
15 years 3 months ago
Integrating Message-Passing and Shared-Memory: Early Experience
This paper discusses some of the issues involved in implementing a shared-address space programming model on large-scale, distributed-memory multiprocessors. While such a programm...
David A. Kranz, Kirk L. Johnson, Anant Agarwal, Jo...
VLSID
2002
IEEE
152views VLSI» more  VLSID 2002»
16 years 5 days ago
Verification of an Industrial CC-NUMA Server
Directed test program-based verification or formal verification methods are usually quite ineffective on large cachecoherent, non-uniform memory access (CC-NUMA) multiprocessors b...
Rajarshi Mukherjee, Yozo Nakayama, Toshiya Mima
IPPS
1999
IEEE
15 years 4 months ago
A Parallel Phoneme Recognition Algorithm Based on Continuous Hidden Markov Model
This paper presents a parallel phoneme recognition algorithm based on the continuous Hidden Markov Model (HMM). The parallel phoneme recognition algorithm distributes 3-state HMMs...
Sang-Hwa Chung, Min-Uk Park, Hyung-Soon Kim
ICCD
1994
IEEE
85views Hardware» more  ICCD 1994»
15 years 4 months ago
A Superassociative Tagged Cache Coherence Directory
Dynamically tagged directories are memory-efficient mechanisms for maintaining cache coherence in sharedmemory multiprocessors. These directories use specialpurpose caches of poin...
David J. Lilja, Shanthi Ambalavanan
PSLS
1995
15 years 3 months ago
Lazy Remote Procedure Call and its Implementation in a Parallel Variant of C
Abstract. Lazy task creation (LTC) is an e cient approach for executing divide and conquer parallel programs that has been used in the implementation of Multilisp's future con...
Marc Feeley