236 search results - page 43 / 48 » Memory Bank Predictors |
154
click to vote
HIPEAC
2011
Springer
13 years 12 months ago
2011
Springer
In chip multiprocessors (CMPs), data accesslatency dependson the memory hierarchy organization, the on-chip interconnect (NoC), and the running workload. Reducing data access late...
102
Voted
IISWC
2006
IEEE
15 years 6 months ago
2006
IEEE
— Recent advances in molecular biology have led to a continued growth in the biological information generated by the scientific community. Additionally, this area has become a m...
116
Voted
DIS
2006
Springer
15 years 2 months ago
2006
Springer
Knowledge discovery systems are constrained by three main limited resources: time, memory and sample size. Sample size is traditionally the dominant limitation, but in many present...
116
click to vote
PPOPP
2010
ACM
15 years 7 months ago
2010
ACM
This paper presents an analytical model to predict the performance of general-purpose applications on a GPU architecture. The model is designed to provide performance information ...
117
click to vote
ISVLSI
2002
IEEE
15 years 5 months ago
2002
IEEE
We propose a packet switched platform for single chip systems which scales well to an arbitrary number of processor like resources. The platform, which we call Network-on-Chip (NO...