1184 search results - page 124 / 237 » Memory Design for Constrained Dynamic Optimization Problems |
105
Voted
DATE
2007
IEEE
15 years 9 months ago
2007
IEEE
The integration of microprocessors and field-programmable gate array (FPGA) fabric on a single chip increases both the utility and necessity of tools that automatically move softw...
98
Voted
ARCS
2006
Springer
15 years 6 months ago
2006
Springer
Abstract. Data cache compression is actively studied as a venue to make better use of onchip transistors, increase apparent capacity of caches, and hide the long memory latencies. ...
165
Voted
RTAS
2010
IEEE
15 years 14 days ago
2010
IEEE
Abstract--Dynamic RAM (DRAM) has been the best technology for main memory for over thirty years. In embedded space applications, radiation hardened DRAM is needed because gamma ray...
132
click to vote
USENIX
1996
15 years 3 months ago
1996
This paper describes a new method for providingtransparent fault tolerance for parallel applications on a network of workstations. We have designed our method in the context of sh...
116
Voted
KESAMSTA
2010
Springer
15 years 4 months ago
2010
Springer
Abstract. We describe and model a new aspect in the design of distributed information systems. We build upon a previously described problem on the microlevel, which asks how quickl...