Sciweavers

820 search results - page 100 / 164
» Memory System Connectivity Exploration
Sort
View
SAC
2005
ACM
15 years 9 months ago
Performance analysis framework for large software-intensive systems with a message passing paradigm
The launch of new features for mobile phones is increasing and the product life cycle symmetrically decreasing in duration as higher levels of sophistication are reached. Therefor...
Christian Del Rosso
171
Voted
BC
2002
193views more  BC 2002»
15 years 3 months ago
Resonant spatiotemporal learning in large random recurrent networks
Taking a global analogy with the structure of perceptual biological systems, we present a system composed of two layers of real-valued sigmoidal neurons. The primary layer receives...
Emmanuel Daucé, Mathias Quoy, Bernard Doyon
IE
2007
15 years 4 months ago
Through the looking glass: game worlds as representations and views from elsewhere
This paper describes the rationale and subsequent development stages of a work in progress: a graffiti toolkit for rich spatial 3D environments and an actual world mnemonic collec...
J. Turner, Nicola J. Bidwell
134
Voted
ISPASS
2009
IEEE
15 years 10 months ago
GARNET: A detailed on-chip network model inside a full-system simulator
Until very recently, microprocessor designs were computation-centric. On-chip communication was frequently ignored. This was because of fast, single-cycle on-chip communication. T...
Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, Nira...
ICCAD
2001
IEEE
184views Hardware» more  ICCAD 2001»
16 years 7 days ago
CALiBeR: A Software Pipelining Algorithm for Clustered Embedded VLIW Processors
In this paper we describe a software pipelining framework, CALiBeR (Cluster Aware Load Balancing Retiming Algorithm), suitable for compilers targeting clustered embedded VLIW proc...
Cagdas Akturan, Margarida F. Jacome