86 search results - page 9 / 18 » Memory access optimizations in instruction-set simulators |
144
click to vote
HPCA
2002
IEEE
15 years 8 months ago
2002
IEEE
Configurations of contemporary DRAM memory systems become increasingly complex. A recent study [5] shows that application performance is highly sensitive to choices of configura...
126
Voted
ISCA
1999
IEEE
15 years 8 months ago
1999
IEEE
Providing adequate data bandwidth is extremely important for a wide-issue superscalar processor to achieve its full performance potential. Adding a large number of ports to a data...
112
Voted
CGO
2007
IEEE
15 years 10 months ago
2007
IEEE
Modern memory systems play a critical role in the performance of applications, but a detailed understanding of the application behavior in the memory system is not trivial to atta...
168
Voted
IWOMP
2007
Springer
15 years 9 months ago
2007
Springer
The Cell processor is a heterogeneous multi-core processor with one Power Processing Engine (PPE) core and eight Synergistic Processing Engine (SPE) cores. Each SPE has a directly...
121
Voted
EUROPAR
2004
Springer
15 years 9 months ago
2004
Springer
This paper describes a monitoring environment that enables the analysis of memory access behavior of applications in a selective way with a potentially very high degree of detail. ...