Sciweavers

3202 search results - page 113 / 641
» Memory access scheduling
Sort
View
ICCAD
2009
IEEE
128views Hardware» more  ICCAD 2009»
15 years 2 months ago
PCRAMsim: System-level performance, energy, and area modeling for Phase-Change RAM
Phase-change random access memory (PCRAM) is an emerging memory technology with attractive features, such as fast read access, high density, and non-volatility. Because of these a...
Xiangyu Dong, Norman P. Jouppi, Yuan Xie
MICRO
2010
IEEE
154views Hardware» more  MICRO 2010»
15 years 2 months ago
Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory
High density memory is becoming more important as many execution streams are consolidated onto single chip many-core processors. DRAM is ubiquitous as a main memory technology, but...
Jeffrey Stuecheli, Dimitris Kaseridis, Hillery C. ...
ICS
2010
Tsinghua U.
15 years 9 months ago
Handling task dependencies under strided and aliased references
The emergence of multicore processors has increased the need for simple parallel programming models usable by nonexperts. The ability to specify subparts of a bigger data structur...
Josep M. Pérez, Rosa M. Badia, Jesús...
160
Voted
JISE
2002
165views more  JISE 2002»
15 years 4 months ago
Locality-Preserving Dynamic Load Balancing for Data-Parallel Applications on Distributed-Memory Multiprocessors
Load balancing and data locality are the two most important factors in the performance of parallel programs on distributed-memory multiprocessors. A good balancing scheme should e...
Pangfeng Liu, Jan-Jan Wu, Chih-Hsuae Yang
SC
2003
ACM
15 years 9 months ago
Identifying and Exploiting Spatial Regularity in Data Memory References
The growing processor/memory performance gap causes the performance of many codes to be limited by memory accesses. If known to exist in an application, strided memory accesses fo...
Tushar Mohan, Bronis R. de Supinski, Sally A. McKe...