3202 search results - page 115 / 641 » Memory access scheduling |
121
click to vote
LCN
2003
IEEE
15 years 9 months ago
2003
IEEE
In active and programmable networks, packet processing could be accomplished in the router within the data path. For efficient resource allocation in such networks, the packet sch...
144
click to vote
CLUSTER
2009
IEEE
15 years 8 months ago
2009
IEEE
Abstract--This paper proposes an analytical model to estimate the cost of running an affinity-based thread schedule on multicore systems. The model consists of three submodels to e...
142
click to vote
ISCAPDCS
2004
15 years 5 months ago
2004
Hyperthreaded(HT) and simultaneous multithreaded (SMT) processors are now available in commodity workstations and servers. This technology is designed to increase throughput by ex...
150
click to vote
PLDI
2012
ACM
13 years 7 months ago
2012
ACM
Parallel programs are known to be difficult to analyze. A key reason is that they typically have an enormous number of execution interleavings, or schedules. Static analysis over...
129
click to vote
VTC
2007
IEEE
15 years 10 months ago
2007
IEEE
— Increasing demand for high data-rate multimedia services has led to the emergence of high-speed data transfer features such as High-Speed Downlink Packet Access (HSDPA) for WCD...