Sciweavers

3202 search results - page 128 / 641
» Memory access scheduling
Sort
View
ICMCS
2006
IEEE
137views Multimedia» more  ICMCS 2006»
15 years 10 months ago
An Efficient Reference Frame Storage Scheme for H.264 HDTV Decoder
This paper proposes an efficient reference frame storage scheme for HDTV VLSI decoder to reduce external memory bandwidth requirement. The proposed scheme consists of the pixel du...
Peng Zhang, Wen Gao, Di Wu, Don Xie
ISLPED
2005
ACM
103views Hardware» more  ISLPED 2005»
15 years 10 months ago
A non-uniform cache architecture for low power system design
This paper proposes a non-uniform cache architecture for reducing the power consumption of memory systems. The nonuniform cache allows having different associativity values (i.e.,...
Tohru Ishihara, Farzan Fallah
131
Voted
HIPS
1998
IEEE
15 years 8 months ago
Implementing Automatic Coordination on Networks of Workstations
Distributed shared objects are a well known approach to achieve independenceof the memory model for parallel programming. The illusion of shared (global) objects is a conabstracti...
Christian Weiß, Jürgen Knopp, Hermann H...
VLDB
1994
ACM
148views Database» more  VLDB 1994»
15 years 8 months ago
Cache Conscious Algorithms for Relational Query Processing
The current main memory (DRAM) access speeds lag far behind CPU speeds. Cache memory, made of static RAM, is being used in today's architectures to bridge this gap. It provid...
Ambuj Shatdal, Chander Kant, Jeffrey F. Naughton
CODES
2005
IEEE
15 years 6 months ago
Automated data cache placement for embedded VLIW ASIPs
Memory bandwidth issues present a formidable bottleneck to accelerating embedded applications, particularly data bandwidth for multiple-issue VLIW processors. Providing an efficie...
Paul Morgan, Richard Taylor, Japheth Hossell, Geor...