Sciweavers

3202 search results - page 152 / 641
» Memory access scheduling
Sort
View
DEXAW
1999
IEEE
91views Database» more  DEXAW 1999»
15 years 9 months ago
Hierarchical Scheduling Algorithms for Near-Line Tape Libraries
Robotic tape libraries (RTLs) currently enjoy a prominent place in the storage market, with a reported average annual growth rate approaching 34%, primarily due to their low cost ...
Peter Triantafillou, Ioannis Georgiadis
MICRO
2003
IEEE
161views Hardware» more  MICRO 2003»
15 years 10 months ago
Design and Implementation of High-Performance Memory Systems for Future Packet Buffers
In this paper we address the design of a future high-speed router that supports line rates as high as OC-3072 (160 Gb/s), around one hundred ports and several service classes. Bui...
Jorge García-Vidal, Jesús Corbal, Ll...
JACM
2000
73views more  JACM 2000»
15 years 4 months ago
Parallel RAMs with owned global memory and deterministic context-free language recognition
We identify and study a natural and frequently occurring subclass of Concurrent Read, Exclusive Write Parallel Random Access Machines (CREW-PRAMs). Called Concurrent Read, Owner Wr...
Patrick W. Dymond, Walter L. Ruzzo
ICADL
2003
Springer
140views Education» more  ICADL 2003»
15 years 10 months ago
LVS Digital Library Cluster with Fair Memory Utilization
A digital library system consists of LVS(Linux Virtual Server) operating with software clustering technology provides is designed on Linux environment. In the cluster of servers fa...
MinHwan Ok, Kyeongmo Kang, Myong-Soon Park
ISCAS
2008
IEEE
111views Hardware» more  ISCAS 2008»
15 years 11 months ago
Low-power traceback MAP decoding for double-binary convolutional turbo decoder
—Convolutional turbo decoding requires large data access and consumes large memories. To reduce the size of the metrics memory, the traceback MAP decoding is introduced for doubl...
Cheng-Hung Lin, Chun-Yu Chen, An-Yeu Wu