Sciweavers

3202 search results - page 160 / 641
» Memory access scheduling
Sort
View
130
Voted
INFOCOM
2010
IEEE
15 years 3 months ago
Design and Analysis of a Robust Pipelined Memory System
Abstract—Many network processing applications require wirespeed access to large data structures or a large amount of flowlevel data, but the capacity of SRAMs is woefully inadeq...
Hao Wang, Haiquan (Chuck) Zhao, Bill Lin, Jun Xu
ICS
2011
Tsinghua U.
14 years 8 months ago
Page placement in hybrid memory systems
Phase-Change Memory (PCM) technology has received substantial attention recently. Because PCM is byte-addressable and exhibits access times in the nanosecond range, it can be used...
Luiz E. Ramos, Eugene Gorbatov, Ricardo Bianchini
132
Voted
ISCA
1997
IEEE
93views Hardware» more  ISCA 1997»
15 years 8 months ago
The Energy Efficiency of IRAM Architectures
Portable systems demand energy efficiency in order to maximize battery life. IRAM architectures, which combine DRAM and a processor on the same chip in a DRAM process, are more en...
Richard Fromm, Stylianos Perissakis, Neal Cardwell...
CC
2008
Springer
144views System Software» more  CC 2008»
15 years 7 months ago
Control Flow Emulation on Tiled SIMD Architectures
Heterogeneous multi-core and streaming architectures such as the GPU, Cell, ClearSpeed, and Imagine processors have better power/ performance ratios and memory bandwidth than tradi...
Ghulam Lashari, Ondrej Lhoták, Michael McCo...
NIPS
2001
15 years 6 months ago
Fragment Completion in Humans and Machines
Partial information can trigger a complete memory. At the same time, human memory is not perfect. A cue can contain enough information to specify an item in memory, but fail to tr...
David Jacobs, Bas Rokers, Archisman Rudra, Zili Li...