Sciweavers

3202 search results - page 167 / 641
» Memory access scheduling
Sort
View
SASN
2006
ACM
15 years 11 months ago
Inverting sensor networks and actuating the environment for spatio-temporal access control
Wireless sensor networks are typically deployed to measure the information field, rather than create an information field. However, by utilizing the radio on sensor nodes, it is...
Shu Chen, Yu Zhang, Wade Trappe
ISCA
2009
IEEE
138views Hardware» more  ISCA 2009»
15 years 11 months ago
Achieving predictable performance through better memory controller placement in many-core CMPs
In the near term, Moore’s law will continue to provide an increasing number of transistors and therefore an increasing number of on-chip cores. Limited pin bandwidth prevents th...
Dennis Abts, Natalie D. Enright Jerger, John Kim, ...
170
Voted
MST
2002
169views more  MST 2002»
15 years 4 months ago
Bulk Synchronous Parallel Algorithms for the External Memory Model
Abstract. Blockwise access to data is a central theme in the design of efficient external memory (EM) algorithms. A second important issue, when more than one disk is present, is f...
Frank K. H. A. Dehne, Wolfgang Dittrich, David A. ...
DLS
2009
182views Languages» more  DLS 2009»
15 years 2 months ago
Context-oriented software transactional memory in common lisp
Software transactional memory (STM) is a promising approach for coordinating concurrent threads, for which many implementation strategies are currently being researched. Although ...
Pascal Costanza, Charlotte Herzeel, Theo D'Hondt
ICS
1999
Tsinghua U.
15 years 9 months ago
Classifying load and store instructions for memory renaming
Memory operations remain a significant bottleneck in dynamically scheduled pipelined processors, due in part to the inability to statically determine the existence of memory addr...
Glenn Reinman, Brad Calder, Dean M. Tullsen, Gary ...