Sciweavers

3202 search results - page 187 / 641
» Memory access scheduling
Sort
View
DATE
2008
IEEE
155views Hardware» more  DATE 2008»
15 years 11 months ago
Comparison of memory write policies for NoC based Multicore Cache Coherent Systems
The following study shows a direct comparison of memory write policies in Shared Memory Multicore Systems. Although there are much work and many studies about this issue, our work...
Pierre Guironnet de Massas, Frédéric...
133
Voted
DATE
2005
IEEE
121views Hardware» more  DATE 2005»
15 years 10 months ago
Joint Power Management of Memory and Disk
This paper presents a scheme to combine memory and power management for achieving better energy reduction. Our method periodically adjusts the size of physical memory and the time...
Le Cai, Yung-Hsiang Lu
146
Voted
EUROMICRO
1999
IEEE
15 years 9 months ago
Enhancing Security in the Memory Management Unit
We propose an hardware solution to several security problems that are difficult to solve on classical processor architectures, like licensing, electronic commerce, or software pri...
Tanguy Gilmont, Jean-Didier Legat, Jean-Jacques Qu...
142
Voted
CARDIS
1998
Springer
109views Hardware» more  CARDIS 1998»
15 years 9 months ago
The Vault, an Architecture for Smartcards to Gain Infinite Memory
Smartcard chips vendors have always done their best to embed more memory inside cards. These efforts are driven to allow their customers smartcard manufacturers - to mask more soft...
Patrick Biget
128
Voted
ISLPED
1997
ACM
95views Hardware» more  ISLPED 1997»
15 years 9 months ago
Formalized methodology for data reuse exploration in hierarchical memory mappings
Efficient use of an optimized memory hierarchy to exploit temporal locality in the memory accesses on array signals can have a very large impact on the power consumption in data ...
Jean-Philippe Diguet, Sven Wuytack, Francky Cattho...