Sciweavers

3202 search results - page 205 / 641
» Memory access scheduling
Sort
View
172
Voted
DATE
2006
IEEE
114views Hardware» more  DATE 2006»
16 years 4 days ago
COSMECA: application specific co-synthesis of memory and communication architectures for MPSoC
Memory and communication architectures have a significant impact on the cost, performance, and time-to-market of complex multi-processor system-on-chip (MPSoC) designs. The memory...
Sudeep Pasricha, Nikil D. Dutt
TABLEAUX
2009
Springer
16 years 19 days ago
Tableaux and Model Checking for Memory Logics
Memory logics are modal logics whose semantics is specified in terms of relational models enriched with additional data structure to represent memory. The logical language is then...
Carlos Areces, Diego Figueira, Daniel Gorín...
191
Voted
ISCA
1995
IEEE
93views Hardware» more  ISCA 1995»
15 years 9 months ago
Optimizing Memory System Performance for Communication in Parallel Computers
Communicationin aparallel systemfrequently involvesmoving data from the memory of one node to the memory of another; this is the standard communication model employedin message pa...
Thomas Stricker, Thomas R. Gross
TWC
2008
198views more  TWC 2008»
15 years 6 months ago
Cross Layer Design for Multiaccess Communication Over Rayleigh Fading Channels
Abstract-- An information theoretic queueing model is proposed in a wireless multiple access communication setup. The proposed symmetric N user model captures physical layer parame...
Vidyut Naware, Lang Tong
TWC
2008
119views more  TWC 2008»
15 years 6 months ago
Flow-level performance of opportunistic OFDM-TDMA and OFDMA networks
Abstract--In this paper, the flow-level performance of opportunistic scheduling in orthogonal frequency division multiplexing (OFDM) networks is studied. The analysis accounts for ...
Lei Lei, Chuang Lin, Jun Cai, Xuemin Shen