Sciweavers

117 search results - page 16 / 24
» Memory accounting without partitions
Sort
View
109
Voted
ICPP
2003
IEEE
15 years 7 months ago
Hardware-Assisted Design for Fast Packet Forwarding in Parallel Routers
A hardware-assisted design, dubbed cache-oriented multistage structure (COMS), is proposed for fast packet forwarding. COMS incorporates small on-chip cache memory in its constitu...
Nian-Feng Tzeng
CONTEXT
2003
Springer
15 years 7 months ago
Unpacking Meaning from Words: A Context-Centered Approach to Computational Lexicon Design
Abstract. The knowledge representation tradition in computational lexicon design represents words as static encapsulations of purely lexical knowledge. We suggest that this view po...
Hugo Liu
IPPS
2000
IEEE
15 years 6 months ago
Safe Caching in a Distributed File System for Network Attached Storage
In a distributed file system built on network attached storage, client computers access data directly from shared storage, rather than submitting I/O requests through a server. W...
Randal C. Burns, Robert M. Rees, Darrell D. E. Lon...
SPAA
1998
ACM
15 years 6 months ago
Elimination Forest Guided 2D Sparse LU Factorization
Sparse LU factorization with partial pivoting is important for many scienti c applications and delivering high performance for this problem is di cult on distributed memory machin...
Kai Shen, Xiangmin Jiao, Tao Yang
ISCA
1994
IEEE
104views Hardware» more  ISCA 1994»
15 years 6 months ago
Exploring the Design Space for a Shared-Cache Multiprocessor
In the near future, semiconductor technology will allow the integration of multiple processors on a chip or multichipmodule (MCM). In this paper we investigate the architecture an...
Basem A. Nayfeh, Kunle Olukotun