Sciweavers

354 search results - page 7 / 71
» Memory and compiler optimizations for low-power and -energy
Sort
View
DAC
2011
ACM
13 years 10 months ago
Rethinking memory redundancy: optimal bit cell repair for maximum-information storage
SRAM design has been a major challenge for nanoscale manufacturing technology. We propose a new bit cell repair scheme for designing maximum-information memory system (MIMS). Unli...
Xin Li
ASPLOS
1998
ACM
15 years 2 months ago
Compiler-Controlled Memory
Optimizations aimed at reducing the impact of memory operations on execution speed have long concentrated on improving cache performance. These efforts achieve a reasonable level...
Keith D. Cooper, Timothy J. Harvey
JAVA
1999
Springer
15 years 2 months ago
Fixing the Java Memory Model
The Java memory model described in Chapter 17 of the Java Language Specification gives constraints on how threads interact through memory. The Java memory model is hard to interp...
William Pugh
PLDI
1995
ACM
15 years 1 months ago
Interprocedural Partial Redundancy Elimination and its Application to Distributed Memory Compilation
Partial Redundancy Elimination PRE is a general scheme for suppressing partial redundancies which encompasses traditional optimizations like loop invariant code motion and redun...
Gagan Agrawal, Joel H. Saltz, Raja Das
CIDR
2007
116views Algorithms» more  CIDR 2007»
14 years 11 months ago
Managing Query Compilation Memory Consumption to Improve DBMS Throughput
While there are known performance trade-offs between database page buffer pool and query execution memory allocation policies, little has been written on the impact of query compi...
Boris Baryshnikov, Cipri Clinciu, Conor Cunningham...