Sciweavers

1992 search results - page 33 / 399
» Memory modeling for system synthesis
Sort
View
ASPDAC
2011
ACM
217views Hardware» more  ASPDAC 2011»
14 years 3 months ago
Realization and performance comparison of sequential and weak memory consistency models in network-on-chip based multi-core syst
This paper studies realization and performance comparison of the sequential and weak consistency models in the network-on-chip (NoC) based distributed shared memory (DSM) multi-cor...
Abdul Naeem, Xiaowen Chen, Zhonghai Lu, Axel Jants...
HPCA
1997
IEEE
15 years 4 months ago
Global Address Space, Non-Uniform Bandwidth: A Memory System Performance Characterization of Parallel Systems
Many parallel systems offer a simple view of memory: all storage cells are addresseduniformly. Despite a uniform view of the memory, the machines differsignificantly in theirmemo...
Thomas Stricker, Thomas R. Gross
CSCWD
2006
Springer
15 years 3 months ago
A Model to Incorporate Privacy in Organizational Memory Systems
People are usually concerned with the privacy of their personal information. However, the problem of privacy is also present when the information is directly linked to people, for...
Valeria Herskovic, Sergio F. Ochoa, José A....
TC
2010
14 years 6 months ago
Architectures and Execution Models for Hardware/Software Compilation and Their System-Level Realization
We propose an execution model that orchestrates the fine-grained interaction of a conventional general-purpose processor (GPP) and a high-speed reconfigurable hardware accelerator ...
Holger Lange, Andreas Koch
SEUS
2008
IEEE
15 years 6 months ago
Model Based Synthesis of Embedded Software
Abstract— This paper presents SW synthesis using Embedded System Environment (ESE), a tool set for design of multicore embedded systems. We propose a classification of multicore...
Daniel D. Gajski, Samar Abdi, Ines Viskic