Sciweavers

1992 search results - page 386 / 399
» Memory modeling for system synthesis
Sort
View
SAMOS
2004
Springer
15 years 3 months ago
Scalable Instruction-Level Parallelism.
This paper presents a model for instruction-level distributed computing that allows the implementation of scalable chip multiprocessors. Based on explicit microthreading it serves ...
Chris R. Jesshope
SIGGRAPH
1999
ACM
15 years 2 months ago
Six Degree-of-Freedom Haptic Rendering Using Voxel Sampling
A simple, fast, and approximate voxel-based approach to 6DOF haptic rendering is presented. It can reliably sustain a 1000 Hz haptic refresh rate without resorting to asynchronous...
William A. McNeely, Kevin D. Puterbaugh, James J. ...
CAV
1998
Springer
175views Hardware» more  CAV 1998»
15 years 2 months ago
An ACL2 Proof of Write Invalidate Cache Coherence
As a pedagogical exercise in ACL2, we formalize and prove the correctness of a write invalidate cache scheme. In our formalization, an arbitrary number of processors, each with its...
J. Strother Moore
AUSAI
2006
Springer
15 years 1 months ago
Robust Character Recognition Using a Hierarchical Bayesian Network
There is increasing evidence to suggest that the neocortex of the mammalian brain does not consist of a collection of specialised and dedicated cortical architectures, but instead ...
John Thornton, Torbjorn Gustafsson, Michael Blumen...
SCA
2007
15 years 7 days ago
Liquid simulation on lattice-based tetrahedral meshes
We describe a method for animating incompressible liquids with detailed free surfaces. For each time step, semiLagrangian contouring computes a new fluid boundary (represented as ...
Nuttapong Chentanez, Bryan E. Feldman, Franç...