60 search results - page 4 / 12 » Memory-constrained Block Processing for DSP Software Optimiz... |
76
Voted
HIPEAC
2007
Springer
15 years 3 months ago
2007
Springer
The XScale processor family provides user-controllable independent configuration of CPU, bus, and memory frequencies. This feature introduces another handle for the code optimizat...
118
click to vote
CODES
2003
IEEE
15 years 3 months ago
2003
IEEE
One of the most challenging problems in high-level synthesis is how to quickly explore a wide range of design options to achieve high-quality designs. This paper presents an Integ...
DAC
1995
ACM
15 years 1 months ago
1995
ACM
High-level synthesis (HLS) has been successfully targeted towards the digital signal processing (DSP) domain. Both application-speci c integrated circuits (ASICs) and application-...
ISCAS
2002
IEEE
15 years 2 months ago
2002
IEEE
Multiple memory module architecture offers higher performance by providing potentially doubled memory bandwidth. Two key problems in gaining high performance in this kind of archi...
SCOPES
2005
Springer
15 years 3 months ago
2005
Springer
Specification, validation, and synthesis are important aspects of embedded systems design. The use of dataflow-based design environments for these purposes is becoming increasingl...